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(57) ABSTRACT 
A heterostructure device layer is epitaxially grown on a 
virtual substrate, such as an InPiInGaAsiInP double hetero- 
structure. A device substrate and a handle substrate form the 
virtual substrate. The device substrate is bonded to the 
handle substrate and is composed of a material suitable for 
fabrication of optoelectronic devices. The handle substrate is 
composed of a material suitable for providing mechanical 
support. The mechanical strength of the device and handle 
substrates is improved and the device substrate is thinned to 
leave a single-crystal film on the virtual substrate such as by 
exfoliation of a device film from the device substrate. An 
upper portion of the device film exfoliated from the device 
substrate is removed to provide a smoother and less defect 
prone surface for an optoelectronic device. A heterostructure 
is epitaxially grown on the smoothed surface in which an 
optoelectronic device may be fabricated. 
21 Claims, 9 Drawing Sheets 
https://ntrs.nasa.gov/search.jsp?R=20080020431 2019-08-30T04:30:48+00:00Z
US 7,341,927 B2 
Page 2 
U.S. PATENT DOCUMENTS 
4,499,327 A 2/1985 Kaiser 
4,679,942 A 7/1987 Suwa et al. 
5,013,681 A 5/1991 Godbey et al. 
5,090,977 A 2/1992 Strack et al. 
5,217,564 A 6/1993 Bozler et al. 
5,231,047 A 7/1993 Ovshinsky et al. 
5,315,793 A * 5/1994 Peterson et al. ............... 451/2 
5,336,841 A 8/1994 Adams 
5,374,564 A 12/1994 Bmel 
5,391,257 A 2/1995 Sullivan et al. 
5,395,788 A * 3/1995 Abe et al. ................... 438/690 
5,609,734 A 3/1997 Streicher et al. 
5,637,187 A 6/1997 Takasu et al. 
5,641,381 A 6/1997 Bailey et al. 
5,710,057 A 1/1998 Kenney 
5,720,929 A 2/1998 Minkkinen et al. 
5,877,070 A 3/1999 Goesele et al. 
5,882,987 A * 3/1999 Srikrishnan ................. 438/458 
5,910,699 A * 6/1999 Namba et al. .............. 310/320 
5,914,433 A 6/1999 Marker 
6,020,252 A 2/2000 Aspar et al. 
6,103,597 A 8/2000 Aspar et al. 
6,121,504 A 9/2000 Kuechler et al. 
6,150,239 A 11/2000 Goesele et al. 
6,221,738 B1 4/2001 Sakaguchi et al. 
6,242,324 B1 6/2001 Kub et al. 
6,251,754 B1 6/2001 Ohshima et al. 
6,323,108 B1 11/2001 Kub et al. 
6,328,796 B1 12/2001 Kub et al. 
6,346,458 B1 2/2002 Bower 
6,429,104 B1 8/2002 Auberton-Heme 
6,465,327 B1 10/2002 Aspar et al. 
6,489,241 B1 * 12/2002 Thilderkvist et al. ....... 438/689 
6,497,763 B2 12/2002 Kub et al. 
6,504,091 B2 1/2003 Hisamatsu et al. 
6,737,670 B2 * 5/2004 Cheng et al. ................. 257/19 
6,794,276 B2 9/2004 Letertre et al. 
6,815,309 B2 11/2004 Letertre et al. 
6,867,067 B2 3/2005 Ghyselen et al. 
6,908,828 B2 6/2005 Letertre et al. 
7,019,339 B2 3/2006 Atwater, Jr. et al. 
2003/0064535 A1 4/2003 Kub et al. 
2004/0235268 A1 11/2004 Letertre et al. 
2005/0026432 A1 2/2005 Atwater, Jr. et al. 
2005/0032330 A1 2/2005 Ghyselen et al. 
2005/0085049 A1 4/2005 Atwater, Jr. et al. 
2005/0275067 A1 12/2005 Atwater. Jr. et al. 
FOREIGN PATENT DOCUMENTS 
JP 60-165719 A 8/1985 
JP 60-178629 A 9/1985 
JP 03-270220 2/1991 
wo WO 01/03172 1/2001 
OTHER PUBLICATIONS 
U S .  Appl. No. 10/761,918, filed Jan. 20, 2004, Atwater et al. 
U S .  Appl. No. 10/784,586, filed Feb. 23, 2004, Atwater et al. 
U S .  Appl. No. 11/004,948, filed Dec. 7, 2004, Atwater et al. 
U S .  Appl. No. 11/430,160, filed May 9, 2006, Atwater, Jr. et al. 
Curtis et al., “Integration of the UOP/HYDRO MTO Process into 
Ethylene Plants,” 10” Ethylene Producers’ Conference, 1998, pp. 
54-85. 
Bett et al., 111-V Compounds for Solar Cell Applications, Appl. 
Phys. A, 1999, pp. 119-129, vol. 69, Springer-Verlag (published 
online: Jun. 24, 1999). 
Bmel et al., Smart-Cut: A New Silicon On Insulator Material 
Technology Based on Hydrogen Implantation and Wafer Bonding, 
Mar. 1997, pp. 1636-1641, vol. 36, Jpn. J. Appl. Phys. 
Cheng et al., Electron Mobility Enhancement in Strained-SI 
n-MOSFETs Fabricated on SiGe-on-Insulator (SGOI) Substrates, 
IEEE Electron Device Letters, Jul. 2000, pp. 321-323, vol. 22, No. 
7. 
Dobaczewski et al., Donor Level of Bond-Center Hydrogen in 
Germanium, Physical Review B, 2004, pp. 245207-1-6, vol. 69. 
Georgakilas et al., Wafer-scale Integration of GaAs Optoelectronic 
Devices with Standard SI Integrated Circuits Using a Low-Tem- 
perature Bonding Procedure, Applied Physics Letters, Dec. 2002, 
pp. 5099-5101, vol. 81, No. 27, American Institute of Physics 
[Downloaded Oct. 19, 20041. 
Gosele et al., Fundamental Issues in Wafer Bonding, J. Vac. Sci. 
Technol. A, Jul./Aug. 1999, pp. 1145-1152, vol. 17(4), American 
Vacuum Society. 
Gosele et al., Semiconductor Wafer Bonding. Annu. Rev. Mater. 
Sci., 1998, pp. 215-241, vol. 28. 
Huang et al., SiGe-on-Insulator Prepared by Wafer Bonding and 
Layer Transfer for High-Performance Field-Effect Transistors, 
Applied Physics Letters, Feb. 2001, pp. 1267-1269, vol. 78, No. 9, 
American Institute of Physics. 
Tong et al., “Layer Splitting Process in Hydrogen-Implanted Si, Ge, 
Sic, and Diamond Substrates,” Appl. Phys. Lett., vol. 70, No. 11, 
Mar. 17, 1997, pp. 1390-1392. 
Huang et al., Electron and Hole Mobility Enhancement in Strained 
SO1 by Water Bonding, IEEE Transactions on Electron Devices, 
Sep. 2002, pp. 1566-1571, vol. 49, No. 9. 
Langdo et al., Strained Si on Insulator Technology: From Materials 
to Devices, Solid-state Electronics, 2004, pp. 1357-1367, vol. 48, 
Elsevier Ltd. 
Leroy et al., Controlled Surface Nanopatterning with Buried Dis- 
location Arrays, Surface Science, 2003, pp. 211-219, vol. 545, 
El sevier B .V. 
Ma et al., Solid-state Reaction-Mediated Low-Temperature Bond- 
ing of GaAs and InP Wafers to Si Substrates, Appl. Phys. Lett., Feb. 
1994, pp. 772-774, vol. 64, No. 6, American Institute of Physics. 
Maleville et al., Smart-Cut@ Technology: From 300 mm Ultrathin 
SO1 Production to Advanced Engineered Substrates, Solid-state 
Electronics, 2004, pp. 1055-1063, vol. 48, Elsevier Ltd. 
Morral et al., InGaAs/InP Double Heterostructures on InP/Si Tem- 
plates Fabricated by Wafer Bonding and Hydrogen-Induced 
Exfoliation, Applied Physics Letters, Dec. 2003, pp. 5413-5415, 
vol. 83, No. 26, American Institute of Physics. 
Tong et al., Wafer Bonding and Layer Splitting for Microsystems, 
Adv. Mater., 1999, pp. 1409-1425, vol. 11, No. 17, Wiley-VCH 
Verlag GmbH. 
Tong et al., Layer Splitting Process in Hydrogen-Implanted Si, Ge, 
Sic, and Diamond Substrates, Appl. Phys. Letter, Mar. 1997, pp. 
1390-1392, vol. 70, No. 11, American Institute of Physics. 
Tong et al., Hydrophobic Silicon Wafer Bonding, Appl. Phys. Lett., 
Jan. 1994, pp. 625-627, vol. 64, No. 5, American Institute of 
Physics. 
Tong et al., A “Smarter-Cut” Approach to Low Temperature Silicon 
Layer Transfer, Appl. Phys. Lett., Jan. 1998, pp. 49-51, vol. 72, No. 
1, American Institute of Physics. 
Zahler et al., Ge Layer Transfer to Si for Photovoltaic Applications, 
Thin Solid Films, 2002, pp. 558-562, vol. 403-404, Elsevier Science 
B.V. 
Zahler et al., Wafer Bonding and Layer Transfer Processes for 
4-Junction High Efficiency Solar Cells, 29” IEEE Photovoltaic 
Specialists Conference, New Orleans, USA, (May 2002). 
Auberton-Heme et al., Smart-Cut@ : The Basic Fabrication Process 
for UNIBOND@ SO1 Wafers, IEICE Trans. Electron, Mar. 1997, 
pp. 358-363, vol. EXO-C, No. 3, The Institute of Electronics, 
Information and Communication Engineers. 
Tracy et al., Germanium-on-Insulator Substrates by Wafer Bonding, 
Journal of Electronic Materials, 2004, pp. 886-892, vol. 33, No. 8.  
Zahler et al., J. Electron Mater., 33(8), (2004), pp. 22-23, (Abstracts 
K2 and K3). 
Akatsu et al., Wafer Bonding of Different 111-V Compound Semi- 
conductors by Atomic Hydrogen Surface Cleaning, Journal of 
Applied Physics, Oct. 2001, pp. 3858-3862, vol. 90, No. 8, Ameri- 
can Institute of Physics. 
US 7,341,927 B2 
Page 3 
~ 
Bmel M., Silicon on Insulator Material Technology, Electronics 
Letters, Jul. 1995, pp. 1201-1202, vol. 31, No. 14. 
Bmel M., Application of Hydrogen Ion Beams to Silicon on 
Insulator Material Technology, Nuclear Instruments and Methods in 
Physics Research B, 1996, pp. 313-319, vol. 108, Elsevier Science 
B.V. 
Kim et al., Heterogeneous Silicon Integration by Ultra-High 
Vacuum Wafer Bonding, Journal of Electronic Materials, 2003, pp. 
849-854, vol. 32, No. 8.  
Lagnado et al., Integration of Si and SiGe with A1,0, (sapphire), 
Microelectronic Engineering, 2001, pp. 455-459, vol. 59, Elsevier 
Science B.V. 
Taraschi et al., Strained SI, SiGe and Ge On-Insulator: Review of 
Wafer Bonding Fabrication Techniques, Solid-state Electronics, 
2004, pp. 1297-1305, vol. 48, Elsevier Ltd. 
Wiegand et al., Wafer Bonding of Silicon Wafers Covered with 
Various Surface Layers, Sensors and Actuators, 2000, pp. 91-95, 
vol. 86, Elsevier Science B.V. 
Yamaguchi M., Multi-Junction Solar Cells and Novel Structures for 
Solar Cell Applications, Physica E, 2002, pp. 84-90, vol. 14, 
Elsevier Science B.V. 
Zahler et al., Wafer Bonded GdSi Heterostructures for Photovoltaic 
Applications, Presentation, MRS 2002 Fall Meeting, 16 pages, 
(Nov. 2002). 
Zahler et al., Wafer Bonded Ge/Si Heterostructures for Photovoltaic 
Applications, (Presentation), Electronic Materials Conference 2002, 
16 pages. 
Zahler et al., Wafer Bonded Ge/Si Heterostructures for Photovoltaic 
Applications, (Abstract and Presentation, MRS 2002 Spring Meet- 
ing (Apr. 2002). 
Zahler J.M., Materials Integration by Wafer Bonding and Layer 
Transfer, (Presentation), 13 pages, MRS 2004 Spring Meeting (Apr. 
2004). 
Zahler et al., The Role of H in the H-Induced Exfoliation of GE 
Films, (Abstract and Presentation), MRS 2004 Spring Meeting, 16 
pages (Apr. 2004). 
Zahler et al., Wafer Bonded Expitaxial Templates for GaAs/Si 
Heterostmctures, (Abstract and Presentation), MRS 2003 Spring 
Meeting, 16 pages, (Apr. 2003). 
Zahler et al., Wafer Bonded Expitaxial Templates for GaAs/Si and 
InP/Si Heterostructures, (Presentation), MRS 2003 Fall Meeting, 15 
pages, (Nov. 2003). 
Zahler et al., Wafer Bonding Processes for Ultrahigh Efficiency 
Photovoltaic Applications, (Abstract and Presentation), MRS 2001 
Fall Meeting, (Nov. 2001). 
Zahler et al., GE Layer Transfer to Si for Photovoltaic Applications, 
(Presentation), 14 pages, MRS 2001 Spring Conference, (Apr. 
Zahler et al., Wafer Bonding and Layer Transfer Processes for A 
4-Junction Solar Cell, (Presentation) 29" IEEE Photovoltaic Spe- 
cialists Conference, New Orleans, USA, (May 2002). 
Zahler et al., Ge/Si Wafer Bonded Epitaxial Templates for GaAs/Si 
Heterostmctures, (Abstract), MRS 2002 Fall Meeting, (Nov. 2002). 
Morral et al., Bonding and Layer Transfer Process of InP on Silicon 
for the Elaboration of the Botton Double Heterostructure of 4-Junc- 
tion High Efficiency Solar Cells, (Abstract), MRS 2002 Fall Meet- 
ing, (Nov. 2002). 
Morral et al., Assessment of Optical and Structural Properties of 
111-V Semiconductors Grown on InP/Si and Ge/Si Wafer Bonded 
Epitaxial Templates with Application to a Four-Junction Solar Cell, 
(Abstract), MRS 2003 Spring Meeting, (Apr. 2003). 
Morral et al., Electrical and Stmctural Characterization of the 
Interface of Wafer Bonded InP/SI, MRS 2003 Spring Meeting, (Apr. 
2003). 
Morral et al., The Role of Hydrogen In H-Induced Exfoliation and 
Layer Transfer on InP, (Abstract), MRS 2004 Spring Meeting, (Apr. 
2004). 
* cited by examiner 
2001). 
U.S. Patent Mar. 11,2008 Sheet 1 of 9 
\ OPTO-ELECTRONIC, HIGH-GAIN WAFER 1104 
BONDED VIRTUAL SUBSTRATES 
US 7,341,927 B2 
THIN FILM INTEGRATION 
DEVICE COMPONENTS 
WITH HAND LE-SU BSTRATE SUBSTRATE FOR THIN FILM DEVICE FABRICATION 
... 
100 
FIG. 1 
llNl COMPOUND 
SEMICONDUCTORS: 
* CdTe 
0 ZnSe 
id2 
OPTO-ELECTRONIC, HIGH-GAIN WAFER 
BONDED VIRTUAL SUBSTRATE THIN 
FILM MATERIALS 
llllv COMPOUND 
SEMICONDUCTORS: 
8 GaAs 
* InP 
..I 
GROUP IV 
SEMICONDUCTORS: 
9 Ge 
0 Sic 
b ... 
A 
* PYi pl 
J \ * \ I FERROELECTRIC I SEMICONDUCTORS: 
0 LiN b03 
0 BaTiO3 
* . I  
FIG. 2 
U.S. Patent Mar. 11,2008 Sheet 2 of 9 
10 
US 7,341,927 B2 
FIG. 3A 1 1 2  /i3 
FIG. 4A 
FIG. 3B [ I O  
10 
13 
13 
12 
FIG. 4B 
U.S. Patent Mar. 11,2008 Sheet 3 of 9 US 7,341,927 B2 
FIG. 5A 
1'0 
FIG. 5B 
I 1 0  
FIG. 6A 
40 
42 
14 
FIG. 6B 
U.S. Patent Mar. 11,2008 Sheet 4 of 9 US 7,341,927 B2 
2x1 0-3 
2x1 0-3 
1 XI 0-3 
4 x 1  04 
-1~10-3 
-2x10-3 
-2x10-3 
300 400 500 600 700 800 900 
TEMPERATURE (K) 
FIG. 7 
2x1 0-3 
2x1 0-3 
1 XI 0-3 
-- To = 450K 
-+ To = 600K -- To = 750K 
-0- To 900K 
m 5x1 0-4 
2i 
- 
I I  * 
4x10-3 
-2~10-3 
-2~10-3  
300 400 500 600 700 800 900 
TEMPERATURE (K) 
FIG. 8 
U.S. Patent Mar. 11,2008 Sheet 5 of 9 US 7,341,927 B2 
- 
- 
- 
- 
- 
- 
- 
- 
- 
I I I l l l l  I I I I I I  
2x1 0-3 
2x1 0-3 
1 XI 0-3 
s? 5x1 04 
0 2l 
4 x 1  0-4 
-1x10-3 
-2~10-3  
-2x10-3 
II 
> 
500 
400 
FIG. 9 
I I I I I I 
h 
0 
w LE 300 
200 
3 
5 w 
5 + 
100 
0 
0 20 40 60 80 100 
TIME (MIN) 
3.0 
2.5 
2.0 
1.5 
1 .o 
0.5 
0.0 
FIG. I O  
U.S. Patent Mar. 11,2008 Sheet 6 of 9 
FIG. 11A 
FIG. 11B 
120 
100 
gj -  80 z 
2 
v) 
w z 
I 
v) 60 
' 40 2 
20 
0 
US 7,341,927 B2 
42 14 i' 
-o- 1:2:2 ETCH -- 1 :2:4 ETCH 
+ 1 :2:5 ETCH 
0 20 40 60 80 100 120 
ETCH TIME (S) 
FIG. 12A 
U.S. Patent Mar. 11,2008 Sheet 7 of 9 US 7,341,927 B2 
1000 
100 
EPIREADY InP 
---- ---- 45 SEC BULK InP 
.............. 45 SEC InPlSi 
-.-.-.- AS TRANSFERRED InPlSi 
t 
v3 
+ 5 z 1  
2 
0.1 
0.01 
1.0 1.2 1.4 1.6 1.8 2.0 2.2 2.4 
1000 
100 
h 
=? z?- 10 
z 
- z 1  
0.1 
z z 
W + 
1 n 
WAVELENGTH (pm) 
FIG. 12B 
EPIREADY InP 
60 SEC BULK InP 
60 SEC InPlSi 
------- 
............ 
WAVELENGTH (vm) 
FIG. 12C 
U.S. Patent Mar. 11,2008 Sheet 8 of 9 US 7,341,927 B2 
1000 
___--I-- 5 MIN POLISHED BULK InP 
-..-..... -...... 30 SEC POLISHED InPlSi 
100 
h z 10 
- c
5 
- z 1  
cn 
t- 
--I 
Q 
0.1 
0.01 
1-00 1.25 1.50 1.75 2.00 2.25 2.50 
WAVELENGTH (Vm) 
FIG. 12D 
FIG. 12E 
U.S. Patent Mar. 11,2008 Sheet 9 of 9 US 7,341,927 B2 
12 
42 /I6 
14 
FIG. 13A 
50 
12 
42 
14 
FIG. 13B 
42 
14 
18 
FIG. 14 
US 7,341,927 B2 
2 
the bond between device and handle substrates is improved. 
The device substrate is thinned to leave a single-crystal film 
on the virtual substrate such as by exfoliation of a device 
film from the device substrate. An upper portion of the 
5 device film exfoliated from the device substrate is removed 
to provide a smoother and less defect prone surface is 
provided for subsequent optoelectronic device fabrication. 
The heterostructure is epitaxially grown on the smoothed 
surface. 
i o  In the illustrated embodiment the device substrate is 
InP1Si and the step of epitaxially growing the heterostructure 
on the smoothed surface comprises the step of epitaxially 
growing a photoluminescent InPiInGaAsiInP double hetero- 
structure on the smoothed surface. 
The step of removing an upper portion of the device film 
exfoliated from the device substrate comprises chemically 
polishing the upper portion with a damage selective etch, or 
mechanically polishing the upper portion. 
Where the device and handle substrates present a InP1Si 
20 interface, the chemically polishing the upper portion with a 
damage selective etch comprises the step of etching with a 
mixture of HCl:H,PO,:H,O, used in ratios of 1:2:2 or 1:2:4. 
In another embodiment the step of mechanically polishing 
the upper portion comprises using a colloidal silica slurry in 
The invention is also defined as an improvement in a 
heterostructure device layer which is epitaxially grown on a 
virtual substrate. The improvement comprises a device sub- 
strate and a handle substrate from which the virtual substrate 
30 is formed. The device substrate is bonded to the handle 
substrate and is composed of a material suitable for fabri- 
cation of optoelectronic devices. The handle substrate is 
composed of a material suitable for providing mechanical 
support. The mechanical strength of the bond between 
35 device and handle substrates is improved and the device 
substrate is thinned to leave a single-crystal film on the 
virtual substrate such as by exfoliation of a device film from 
the device substrate. An upper portion of the device film 
exfoliated from the device substrate is removed to provide a 
40 smoother and less defect prone surface for an optoelectronic 
device. A heterostructure is epitaxially grown on the 
smoothed surface in which an optoelectronic device may be 
fabricated. 
While the apparatus and method has or will be described 
45 for the sake of grammatical fluidity with functional expla- 
nations, it is to be expressly understood that the claims, 
unless expressly formulated under 35 USC 112, are not to be 
construed as necessarily limited in any way by the construc- 
tion of “means” or “steps” limitations, but are to be accorded 
50 the full scope of the meaning and equivalents of the defi- 
nition provided by the claims under the judicial doctrine of 
equivalents, and in the case where the claims are expressly 
formulated under 35 USC 112 are to be accorded full 
statutory equivalents under 35 USC 112. The invention can 
55 be better visualized by turning now to the following draw- 
ings wherein like elements are referenced by like numerals. 
BRIEF DESCRIPTION OF THE DRAWINGS 
15 
25 a sodium hypochlorite solution. 
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RELATED APPLICATIONS 
The present application is related to U.S. Provisional 
Application Ser. No. 601526,332, filed on Dec. 2, 2003 and 
is a continuation-in-part application related under 35 USC 
120 to copending U.S. patent application Ser. No. 101761, 
91 8 filed on Jan. 20,2004 which in turn was a continuation- 
in-part application of application Ser. No. 101125,133 filed 
onApr. 17, 2002 now U.S. Pat. No. 7,019,339, and which in 
turned claimed priority to U.S. Provisional Patent Applica- 
tion Ser. No. 601284,726, filed on Apr. 17, 2001 which 
claimed priority pursuant to 35 USC 11 9, each which related 
applications are incorporated herein by reference. 
FEDERAL SUPPORT STATEMENT 
This invention was made with government support under 
Contract No. DE-AC36-99G010337, Midwest Research 
Institute Subcontract No. ACQ-1-30619-13 awarded by the 
Department of Energy and Contract No. NAS3-02201, Sub- 
contract No. 200492; LEW-17946-1 awarded by NASA. 
The government has certain rights in the invention. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
The invention relates to the field of semiconductor pro- 
cessing of films and in particular to processing nonsilicon 
films. 
2. Description of the Prior Art 
The optoelectronics, photovoltaics, telecommunications, 
and LED industries have a need for a substrate technology 
that allows them to use a low-cost readily available substrate 
like Si as a mechanical support for a thin film of optoelec- 
tronic material on which to fabricate a device. Some obvious 
advantages are improved mechanical strength and superior 
thermal conductivity relative to a bulk optoelectronic mate- 
rial. 
Group 111-V semiconductor layered structures grown on 
bulk germanium substrates have been used in the prior art to 
create high efficiency triple-junction solar cells with effi- 
ciencies greater than 30%. However, these are prohibitively 
expensive for all but space applications, because the Ge 
substrate constitutes a large portion of this cost. 
The optoelectronics, photovoltaics, telecommunications, 
and LED industries would benefit from adopting a substrate 
technology that allows them to use a low-cost readily 
available substrate like Si as a mechanical support for a thin 
film of optoelectronic nonsilicon material on which to 
fabricate a device. Some obvious advantages are improved 
mechanical strength and superior thermal conductivity rela- 
tive to a bulk optoelectronic material. 
BRIEF SUMMARY OF THE INVENTION 
The invention is an improvement in a method of epitaxi- 
ally growing heterostructures on a virtual substrate com- 
prised of an optoelectronic device substrate and handle 
substrate. The method comprises the step of initiating bond- 
ing of the device substrate to the handle substrate. The 
device substrate is composed of a material suitable for 
fabrication of optoelectronic devices therein and the handle 
substrate is composed of an inexpensive material suitable for 
providing mechanical support. The mechanical strength of 
60 FIG. 1 is a block diagram illustrating two alternative 
fabrication strategies for a virtual substrate. 
FIG. 2 is a block diagram illustrated categories of film 
materials which are used for a virtual substrate according to 
the invention. 
FIGS. 3a and 3b are diagrams illustrating respectively the 
ion implantation and the resulting structure in the device 
substrate. 
6 5  
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FIGS. 4a and 4b are diagrams illustrating respectively the 
device and handle substrate stack following ion implantation 
and initial bonding and the wafer bonded virtual substrate 
following the anneal and layer exfoliation. 
FIGS. 5a and 5b are diagrams illustrating respectively the 5 
post-layer transfer device substrate comprised of the near 
surface ion implantation damage layer and the undamaged 
bulk, and the removal of the damage by etching from the 
bulk device substrate allowing the process to be repeated. 
surface modification of the implanted device substrate with 
either a film of the same chemical identity as the handle 
substrate, and a wafer bonded substrate stack using this 
technique showing the device substrate. 
temperature for a GeiSi wafer bonded virtual substrate. 
temperature for an InPiSi wafer bonded 
temperature for a GaAsiSi wafer bonded virtual substrate. 
lo is a graph Of a wafer bonding temperature- 
FIG. 14 is a diagram showing an optoelectronic structure 
grown on a wafer bonded virtual substrate consisting of the 
device film, the bonded interface, the handle substrate, and 
a strain compensation layer deposited on the back surface of 
the substrate. 
The invention and its various embodiments can now be 
better understood by turning to the following detailed 
description of the preferred embodiments which are pre- 
sented as illustrated examples of the invention defined in the 
FIGS. 6a and 6b are diagrams illustrating respectively the 10 claims. It is expressly understood that the invention as 
defined by the claims may be broader than the illustrated 
embodiments described below. 
DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENTS FIG. 7 is a graph of the strain state as a function of 15 
The fabrication 104 of virtual wafer bonded substrates 
is a graph Of the strain state as a function Of could take two possible approaches as diagrammatically 
illustrated in the block diagram of FIG. 1. These approaches 
is a graph Of the strain state as a function Of 2o are the integration of a thin device film with a bulk substrate 
prior to fabricating a functional device indicated by block 
100, or the device film can be transferred to the handle 
device in the handle substrate and/or the fabrication of a 
functional optoelectronic device in the optoelectronic device 
This specification summarizes a number of embodiments 
of the fabrication of optoelectronic virtual substrates. We 
begin with a summary of the technology generally employed 
FIG. 12a is a graph of the rms surface roughness of a 3o and device structures for which the virtual substrate product 
can be used, Next, more material process steps are described 
in the order that they appear in the fabrication process. 
Process and Product Overview 
substrate’ 
Pressure curve as a function Of time as used in the bond substrate following the fabrication of a functional logic 
annealing process. 
and 1lb are diagrams illustrating respectively 
the wafer bonded virtual substrate following the anneal and 25 substrate as depicted by block 102, 
layer exfoliation and the wafer bonded virtual substrate 
following a damage removal etch, Polish Or epitaxial growth 
on the device film. 
transferred InP device film as a function of time for 1 :2:2, 
1:2:4, and 11215 dilutions of the HC1:H3P04:HZOz etch 
chemistry. 
FIG. 12b is a graph of the photoluminescence intensity 
(pL) Of InPiInGaAsiInP 
FIGS. 
For the purpose of the specification the term “device 
heterostructures grown On 35 substrate” 10 is the optoelectronic substrate from which a 
InP/si heterostructures etched in 11212 HCl:H3P04:HzOz 
wet etchant for bpl-ready InP as cOnventiOnallY 
InP polished for 45 
thin film 12 will be removed, ~h~ term “handle 14 
is defined in the specification to refer to the substrate that is 
used as a mechanical support for the device film 12, namely for growth, and 
seconds, InPiSi polished for 45 seconds and as transferred the remainder of device substrate after removal of film 
InP, which is the wafer bonded structure following layer 4o 12, The term “virtual substrate>> 16 is defined to be the 
transfer and prior to any surface modification. The increased completed structure of a thin device film 12 on a handle 
intensity with polishing of the InPisi virtual substrate illus- substrate 14, 
trates the improved surface quality Of the treated structure. 
FIG. 12c is a graph of the photoluminescence intensity 
The materials of interest for device substrate 10 for the 
discussion below can be considered all materials that are 
(pL) Of InPiInGaAsiInP heterostructures grown On 45 relevant to wafer bonded virtual substrate device film mate- 
InPiSi heterostructures etched in 1 :2:4 HC1:H3P04:HzOz rials for opto-electronic, high-gain device fabrication as 
wet chemical etchant for Epi-ready InP as COnventiOnallY illustrated diagrammatically in FIG. 2: these include, but are 
supplied for epitaxial growth, and bulk InP polished for 60 not limited to IIIiIV compound semiconductors (i.e. G A S ,  
seconds, and InPiSi polished for 60 seconds. The increased InP, GaN, etc.), IINI semiconductors (i.e. CdTe, etc.), group 
intensity with polishing of the InPisi virtual substrate illus- 5o TV semiconductors (i,e, G~ for G ~ A ~  family growth), and 
trates the improved surface quality of the treated structure. optically important Ferroelectric oxides (i,e, ~ i m o , ,  
FIG. 12d is a graph of the photoluminescence intensity BaTiO,, etc,). 
(PL) of InPiInGaAsiInP double heterostructures grown on The handle substrate 14 will generally be Si, which is 
chemical m ~ h a n i c a l  Polishing Process for EPi-readY InP as 55 cal, and thermal properties. Hence, a heterostructure with Si 
COnVentiOnallY supplied for epltaxlal growth, and bulk InP can be made according to the teachings and spirit of the 
polished for 5 minutes, and InPiSi polished for 30 seconds. invention with any of the materials in the preceding para- 
The increased intensity with polishing of the InPiSi virtual graph, However, ~ow-cost insulatillg substrates (i,e, glass, 
substrate illustrates the improved surface quality of the sapphire, etc.) might also be employed as handle substrate 
treated structure. 60 14. 
FIG. 12e is a atomic force microphotograph of the surface A generic process for fabricating such virtual substrates 
of a transferred InP device film following a 30 second 
chemical mechanical polishing process. 1) The device substrate 10 and handle substrate 14 may 
FIGS. 13a and 13b are diagrams illustrating respectively need pre-bonding treatment to allow for the removal of 
the completed wafer bonded virtual substrate and a wafer 65 a thin film 12 (e.g., ion-implantation into device sub- 
bonded virtual substrate with an epitaxially grown device strate 10 as diagrammatically depicted by number 11 in 
fabricated on the device thin film. FIG. 3a).  
InPiSi heterostructures treated with a sodium hypochlorite abundantly available and has desirable electrical, mechani- 
16 comprises the following steps: 
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2) The device substrate 10 is cleaned and/or passivated to 
3) Bonding is initiated as diagrammatically shown in FIG. 
4) The bond 42 is strengthened. 
5 )  The device substrate 10 is thinned to leave a single- 
crystal film 12 on the finished virtual substrate 16 as 
shown in FIG. 4b for an ion-implanted substrate. 
6) In the case of ion implantation induced layer exfolia- 
tion, the device substrate 10 from which the device film 
12 was derived can be reprocessed by a means of 
surface polishing to allow the reuse of the substrate 10 
to transfer another device film as illustrated in FIG. 5a 
and FIG. 5b. 
Consider the concepts used for the fabrication of opto- 
electronic virtual substrates 16. These will be listed in the 
order in which they would appear in the generic process 
described above. 
Process Steps 
1) Ion Implantation 
Prior to bonding, ion implantation of the device substrate 
10 is performed to inject a necessary amount of gas species 
into the substrate to form the internally passivated surfaces 
and internal pressure necessary to exfoliate a layer from the 
substrate upon annealing as diagrammatically depicted in 
FIG. 3a, which illustrates pre-bonding ion implantation of 
the device substrate 10 with an ion beam 11, creating a 
modified structure as shown in FIG. 3b comprising a device 
thin film 12, an ion damaged layer for film transfer 13, and 
the largely unaffected bulk of the device substrate 10 which 
is now called the handle substrate 14. 
This process is generally performed with H' or a combi- 
nation of H' and He'. However, other gas species may be 
employed to produce an intra-substrate etch process to assist 
in the exfoliation of the layer. For a given device substrate 
material there is both a minimum implantation temperature 
to avoid amorphization and a needed implantation tempera- 
ture, namely a minimum required dose relationship for this 
process. 
a. H' Implantation-A sufficient dose of H' is implanted 
to allow film exfoliation upon annealing. This dose is a 
function of 
Implant energy 
Implant temperature 
Device substrate material 
Film exfoliation anneal temperature 
b. H'IHe' Co-implantation-A sufficient total dose of H' 
and He' is implanted to allow film exfoliation upon 
annealing. The concept of this approach being that the 
H plays a chemical role of passivating internal surfaces, 
while the chemically inert He efficiently migrates to 
internal surfaces to provide pressure, and creates more 
damage per implanted ion than H increasing the inter- 
nal surface density. The necessary dose is a function of 
Implant energy 
Implant temperature 
HiHe ratio 
Device substrate material 
Film exfoliation anneal temperature 
c. Etchant implantation-In addition to or replacement of 
H' implantation, chemical species known to etch a 
given material can be implanted to create internally 
trapped chemical species that are volatile and cause 
exfoliation upon annealing. The chemical species cho- 
sen will be material specific according to known 
etchant properties or empirical experience. 
facilitate bonding. 
4a. 
6 
2) Surface Passivation 
Following implantation and prior to bonding, it is neces- 
sary to passivate the surface of both the device and handle 
substrates 10, 14 to allow hydrophobic wafer bonding. The 
5 specific chemical process necessary is device substrate spe- 
cific. The purpose of this step is to enable the formation of 
an intimate covalent bond between the device film 12 and 
handle substrate 14 in the finished virtual substrate 16 
allowing for the possibility of ohmic, low-resistance inter- 
10 face electrical properties. A necessary step in enabling this 
finished device structure will be the elimination of adsorbed 
water on the surface by means of a low temperature bake in 
an inert atmosphere or in vacuum. The bake should reach a 
temperature such that the vapor pressure of water at that 
15 temperature is well above the partial pressure of water in the 
surrounding ambient. 
a. Group IV Passivation-The Group IV elemental semi- 
conductors, particularly Ge, are rendered hydrophobic 
by the use of a dilute HF etching process. This leaves 
a predominantly hydride terminated surface. 
b. Group IIIiV Passivation-The Group IIIN compound 
semiconductors can be rendered hydrophobic by com- 
pound-specific chemical treatments to leave a hydro- 
phobically passivated surface for bonding. 
c. Group IIiVI Passivation-The Group IINI compound 
semiconductors can be rendered hydrophobic by com- 
pound-specific chemical treatments to leave a hydro- 
phobically passivated surface for bonding. 
d. Ferroelectric Oxides-Applications involving ferro- 
electric oxides are fundamentally different than those 
for the optoelectronic materials from the elemental and 
compound semiconductors. For this reason handle sub- 
strate materials will be chosen for their electrical and 
refractive properties, but there will generally be no 
need to attempt hydrophobic wafer bonding to the 
insulating ferroelectric thin films. Thus, surface passi- 
vation will generally focus on forming a thin oxide on 
both the device and handle substrates 10, 14. 
20 
25 
3o 
35 
40 3) Surface Modification 
Another enabling technology for extending this process to 
a wide range of optoelectronic materials is the use of a 
deposited surface modification layer 40 of arbitrary thick- 
ness to change the nature of the physical interaction between 
45 the substrates 10, 14 as depicted in FIGS. 6a and 6b. This 
can be done in one of three ways, where X stands for any 
type of composition compatible with the disclosed method: 
a. Deposition of a layer 40 of material X on the device 
substrate 10 to enable an X-handle material bond. 
b. Deposition of a layer 40 of material X on the handle 
substrate 14 to enable an X-device material bond. 
c. Deposition of a layer 40 of material X on both sub- 
strates to enable an X-X bond. 
This technology enables the integration of a wide range of 
optoelectronic materials by mastering bonding with a mate- 
rial which is compatible or amenable to the disclosed 
process, which for the moment is referenced simply as 
material X. The generic process is illustrated in FIGS. 6a 
60 and 6b. FIG. 6a illustrates the surface modification of the 
implanted device substrate with either a crystalline or amor- 
phous film 40 of the same chemical identity as the handle 
substrate 14. FIG. 6b illustrates a wafer bonded substrate 
stack using this technique showing the device substrate 10, 
65 the ion implanted damage region 13, the device thin film 12, 
the deposited bond mediating film 40, the bonded interface 
42, and the handle substrate 14. 
50 
55  
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More specific applications of this technique are: two substrates are brought into contact, the strain state at 
d. Epitaxial Si bonding layer-This technique involves temperatures of interest can be engineered. This could be 
epitaxially growing a strained thin film of Si on the advantageous for improving substrate performance in high- 
device substrate material. In this embodiment material temperature processes, or a device operation temperature 
X is strained thin film Si. Through doing this an 5 strain could be engineered to adjust a key device property 
intimate and maximally strong bond can be ensured such as bandgap or carrier mobility. The following descrip- 
between the device material and the Si epitaxial layer. tions describe the general types of strain temperature-strain 
The device substrate 10 with the strained Si epitaxy is dependences that could be achieved as a function of the sign 
then implanted through the epitaxial layer (not shown) of Aa(T). 
in preparation for wafer bonding and layer exfoliation. i o  
For material systems utilizing Si handle substrates 14 
this would allow direct Si-Si wafer bonding using 
well established passivation techniques. 
e. Amorphous Si bonding layer-This technique involves 
depositing a thin layer of amorphous Si (not shown) at 15 
low temperature on the device substrate 10 to enable 
the use of typical Si surface preparation chemistries. In 
this embodiment material X is amorphous Si. This 
process could be performed either prior to or after ion 
implantation of the device substrate 10. For material 20 
systems utilizing Si handle substrates 14 this would 
allow direct Si-Si wafer bonding using well estab- 
lished passivation techniques. 
Acr(n=cr,,,d~,(n-crd,.,,,(r) 
Such that positive values of strain indicate a film in 
tension and negative values of strain indicate a film in 
compression. 
a. Aa(T)>O: 
1. Room Temperature Bonding-In this case the film 
12 will be in tension at elevated processing tempera- 
tures. This will lead to changes in the lattice match- 
ing in heteroepitaxy on the virtual substrate 16 and a 
tendency to concave substrate bowing. 
2. Elevated Temperature Bonding-In this case the film 
will have a zero strain condition at the bonding 
temperature such that tensile strain and concave 
wafer bowing will be reduced at higher processing 
temperatures. Likewise, the film 12 will be in com- 
pressive strain at room temperature and likely at 
device operating temperatures leading to convex 
wafer bow. This could change device operation and 
enable design of novel devices based on strain con- 
trol of materials parameters. 
25 
4) Particle Removal 
Following surface passivation, it may be necessary to 
remove residual particle contamination on the bonding sur- 
faces of the device and handle substrates 10 and 14. This has 
been efficiently done by performing a clean with a CO, 
particle jet as depicted in FIGS. 4a and 4b. FIG. 4a is a 3o 
diagram of a device substrate 10 and handle substrate 14 
stack following ion implantation and initial bonding, show- 
ing the undamaged bulk device substrate 10, the ion 
implanted damage layer 13, the device thin film 12, the 
wafer bonded devicehandle interface 42, and the handle 35 
substrate 14. FIG. 4b is a diagram showing the wafer bonded 
virtual substrate 16 following the anneal and layer exfolia- 
tion, and showing the undamaged bulk device substrate 10 
with its ion implanted damaged surface region 13. Also 
shown is the wafer bonded virtual substrate 16 comprised of 4o 
the ion implantation damaged surface region 13 of the 
device film 12, the undamaged transferred device film 12, 
the wafer bonded interface 42, and the handle substrate 14. 
The substrates 10 and/or 14 are held at an elevated tem- 
perature and a throttled gasiparticle jet of CO, is impinged 45 
on the surface of substrates 10, 14 removing particles by a 
combined physical impact and thermophoretic lifting effect. 
This has been demonstrated for Si, Ge, and InP by 
maintaining the substrates at a temperature greater than 50" 
C. during application of the CO,. 
5 )  Elevated Temperature Bond Initiation 
When bonding dissimilar materials there is generally a 
coefficient of thermal expansion mismatch between the two 
materials resulting in a temperature-dependent strain state of 
the device thin film 12 in the virtual substrate 16 that is 55 
governed by the equation 
b. Aa(T)<O: 
1. Room Temperature Bonding-In this case the film 
will be in compression at elevated temperatures. This 
will lead to changes in the lattice matching in het- 
eroepitaxy on the virtual substrate and a tendency to 
convex substrate bowing. 
2. Elevated Temperature Bonding-In this case the film 
12 will have a zero strain condition at the bonding 
temperature such that compressive strain and convex 
bowing will be reduced at higher processing tem- 
peratures. Likewise, the film 12 will be in tensile 
strain at room temperature and likely at device 
operating temperatures leading to concave wafer 
bow. This could change device operation and enable 
design of novel devices based on strain control of 
materials parameters. Most materials of interest for 
the wafer bonded virtual substrates 16 described 
belong to this category. 
a. GeiSi Bonding-FIG. 7 is a graph which illus- 
trates the predicted strain in GeiSi bonding as a 
function of temperature for substrates bonded at 
various values of To. The film compression at high 
temperatures can be reduced by initiation bonding 
at higher temperatures, To. 
b. InPiSi Bonding-FIG. 8 is a graph which illus- 
trates the predicted strain in InPiSi bonding as a 
function of temperature for substrates bonded at 
various values of To. Again, the film compression 
at high temperatures can be reduced by initiation 
bonding at higher temperatures, To. 
c. GaAsiSi Bonding-FIG. 9 is a graph which illus- 
trates the predicted strain in GaAsiSi bonding as a 
function of temperature for substrates bonded at 
various values of To. Once again, the film com- 
pression at high temperatures can be reduced by 
initiation bonding at higher temperatures, To. 
50 
y ( T )  = p a ( T ' l d T 1  60 
where Aa(T) is the difference in the thermal expansion 
coefficients a between the two substrates as a function of 
temperature, T, and where To is the temperature of the zero 65 
strain condition, typically assumed to be the bond initiation 
temperature. Thus, by controlling the temperature at which 
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6) Dissimilar Temperature Bond Initiation 
For some desired engineered stain states, no single 
elevated bond temperature will enable the fabrication of that 
device. Likewise, for materials with very similar coefficients 
of thermal expansion strain engineering will be difficult. To 
further enable control of strain at a desired temperature, 
bonding could be initiated between substrates held at dif- 
ferent temperatures. In this way, the thermo-mechanical 
strain state could be more freely controlled or artificially 
built into the finished structure. In this case the temperature 
dependent strain state is given by 
where the value yo is the strain built into the bonded 
structure upon bond initiation and is given by 
In this expression, T, and T, are the temperatures of the 
device substrate 10 and the handle substrate 14 respectively 
at the instant of bond initiation. The temperature To is the 
effective bond initiation temperature. The dissimilar tem- 
peratures of the substrates at bond initiation make this term 
difficult to determine. To must have a value between T, and 
T, and will depend upon the experimental apparatus used in 
fabrication of the virtual substrate 16 and can be determined 
experimentally. The built-in strain approaches 
for device and handle substrates 10, 14 with very similar 
coefficients of linear expansion. Bonding at different wafer 
temperatures can be conducted in the following circum- 
stances. 
a. Aa(T)>O: 
1. T,>T,-These conditions enable the addition of a 
positive stress component causing the device film to 
be under increased tension at elevated temperatures. 
2. T,<T,-These conditions enable the addition of a 
negative stress component reducing the high tem- 
perature tensile stress, but creating a greater low 
temperature compressive stress. 
b. Aa(T)<O: 
1. T,>T,-These conditions enable the addition of a 
positive stress component causing the device film to 
be under a reduced degree of compressive stress at 
high temperatures. 
2. T,<T,-These conditions enable the addition of a 
negative stress component increasing the high tem- 
perature compressive stress, but creating a reduced 
low temperature tensile stress. 
c. Aa(T)=O: 
1. T,>T,-A temperature independent tensile stress 
can be imparted on the device film in this way. 
2. T&T,-A temperature independent compressive 
stress can be added to the device film. 
10 
7) Annealing Under Pressure to Strengthen Bonding and 
Exfoliate the Device Layer 
After the device and handle substrates 10, 14 have been 
bonded, it is necessary to use a thermal cycle to improve 
5 bond strength and to activate the ion implantation layer 
transfer process. By performing this cycle under pressure, 
thermo-mechanical strain can be accommodated in the 
bonded bulk substrate stack. Additionally, bonding is 
strengthened by means of improved substrate-substrate con- 
i o  tact. A bonding process using multiple pressure-temperature 
steps or even a continuously varying pressure-temperature 
curve can be used to optimize the effectiveness of pressure 
in the process. 
Specifically, at lower temperatures prior to exfoliation, 
15 higher pressures can be employed to ensure better substrate- 
substrate contact, but these pressures would at higher tem- 
peratures subdue exfoliation. By reducing the pressure to a 
lower level prior to annealing to high temperatures, exfo- 
liation is uninhibited. 
a. Variable Pressure C y c l e 4 n e  possible embodiment is 
to utilize independently varied pressure and tempera- 
ture to optimize the bonding process. At low tempera- 
tures, high pressures are applied to strengthen the bond. 
At high temperatures the pressure is then reduced to 
avoid the suppression of layer exfoliation in the device 
substrate. A representative process is illustrated in the 
graph of FIG. 10 where the wafer bonding temperature- 
pressure curve is shown as a function of time in the 
bond annealing process. 
b. Single Pressure Cycle-The bonding process is also 
improved by applying a uni-axial load to the bonded 
pair for the duration of the anneal. In this process it is 
essential that the load be small enough to avoid the 
suppression of blistering. 
8) Device Layer Modification 
Following the transfer of the device film in the ion 
implantation induced layer transfer process, the near surface 
region of the device film 12 is both rough and defect rich. 
4o This layer must be controllably removed to leave a surface 
that is useful for subsequent processing to fabricate an 
optoelectronic device as shown in FIGS. l l a  and l lb.  
Depending on the device layer 10 this can be accomplished 
by: 
a. Wet Chemical Polishing-This process uses a device- 
film-dependent etch to controllably remove the ion 
implantation induced damage layer 13 of the wafer 
bonded virtual substrate 16, while simultaneously 
smoothing the surface of the transferred layer. Etches 
for specific materials are given below. 
1. GeiSi: 
20 
25 
30 
35 
45 
5o 
i. HF:H,O,:H,O-This etch can be performed at 
various dilution ratios x:y:z at various tempera- 
tures. 
ii. HF:HNO,:C,H,O,:H,O-This etch can be per- 
formed at various dilution ratios w:x:y:z at various 
temperatures. 
iii. H,O,:H,O-This etch can be performed at vari- 
ous dilution ratios y:z at various temperatures. 
i. HCl:H,PO,:H,O,-This etching solution has been 
successfully used in ratios of 1:2:2 and 1:2:4. The 
H,O, acts as an oxidizing agent and the mixture of 
HCl and H,PO, etches the oxide. The combination 
of oxidation followed by etching creates a smooth- 
ened surface and removes the implantation dam- 
age. FIG. 12a is a graph which shows both the 
55 
60 2. InPiSi: 
6 5  
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surface roughness as a function of time for various 
etch dilutions. FIGS. 12b and 12c show photolu- 
minescence spectra of InPiInGaAsiInP double 
heterostructures epitaxially grown on InPiSi vir- 
tual substrates exposed to 1:2:2 and 1:2:4 etch 
dilutions respectively. The relative increase of 
luminescent intensity of the chemically treated 
structures indicates that the process yields an 
improved surface for epitaxy. In FIG. 12b The 
spectrum corresponding to the epi-ready InP is 
taken from a double heterostructure grown an 
epi-ready InP substrate available from a bulk 
substrate manufacturer. The 45 second bulk InP 
spectrum is taken from a double heterostructure 
grown on an epi-ready InP substrate that has been 
exposed to the chemical treatment for 45 seconds. 
The 45 second InPiSi spectrum is taken from a 
double heterostructure grown on a wafer bonded 
virtual InPiSi sample that has been chemically 
treated following layer transfer. The As-trans- 
ferred InPiSi spectrum is taken from a double 
heterostructure that was grown on an InPiSi wafer 
bonded structure following layer exfoliation but 
without surface treatment. In FIG. 12c the spec- 
trum corresponding to the epi-ready InP is taken 
from a double heterostructure grown an epi-ready 
InP substrate available from a bulk substrate 
manufacturer. The 60 second bulk InP spectrum is 
taken from a double heterostructure grown on an 
epi-ready InP substrate that has been exposed to 
the chemical treatment for 60 seconds. The 60 
second InPiSi spectrum is taken from a double 
heterostructure grown on a wafer bonded virtual 
InPiSi sample that has been chemically treated for 
60 seconds following layer transfer. 
b. Chemical and mechanical Polishing-This utilizes both 
a chemical and a mechanical slurry to etch through 
implantation damage and leave a smooth surface. 
1. GeiSi-A colloidal silica slurry in a KOH chemistry 
can be used to polish the substrate. 
2. InPiSi-A colloidal silica slurry in a sodium 
hypochlorite solution has been shown to smooth 
the surface of these virtual substrate materials. 
FIG. 12d shows photoluminescence spectra of 
InPiInGaAsiInP double heterostructures epitaxi- 
ally grown on InPiSi virtual substrates treated with 
a chemical and mechanical polish process. In FIG. 
12d the spectrum corresponding to the epi-ready 
InP is taken from a double heterostructure grown 
an epi-ready InP substrate available from a bulk 
substrate manufacturer. The 5 min bulk InP spec- 
trum is taken from a double heterostructure grown 
on an epi-ready InP substrate that has been 
exposed to the polish treatment for five minutes. 
The 30 second InPiSi spectrum is taken from a 
double heterostructure grown on a wafer bonded 
virtual InPiSi sample that has been polished for 30 
seconds following layer transfer. The increase in 
photoluminescence intensity of the polished vir- 
tual substrate relative to an unpolished virtual 
substrate indicates an improved surface for epit- 
axy. The surface roughness is reduced to about 3 
nm rms in the process an atomic force microscopy 
scan of which is shown in FIG. 12e. 
Homoepitaxial Smoothing-Even in circumstances when 
chemical etching removes the implantation damage, but 
12 
doesn’t leave an optimally smooth surface for subsequent 
heteroepitaxy, homoepitaxy of the device film material on 
the etched sample has been shown to reduce surface rough- 
ness. This can be performed as the first step in the growth of 
5 a heteroepitaxial structure on the wafer bonded virtual 
substrate. 
9) Epitaxial Heterostructure Growth 
The finished virtual substrate 16 is meant to serve as a 
template for growth of an optoelectronic device through 
hetero-epitaxy. Through careful device layer modification, 
epitaxy of a wide range of optoelectronic devices is made 
possible. Arepresentative image of such a structure is shown 
in FIGS. 13a and 13b. FIG. 13a is a diagram which shows 
15 the completed wafer bonded virtual substrate 16 comprised 
of a thin device film 12, a wafer bonded interface 42 and a 
handle substrate 14. FIG. 13b is a diagram which shows a 
wafer bonded virtual substrate 16 with an epitaxially grown 
device 50 fabricated on the device thin film 12. 
20 10) Strain Compensation Layer 
One potential challenge in implementing wafer bonded 
virtual substrates in the fabrication of devices in or on the 
transferred layer by standard processing such as MOCVD, 
diffusion, implantation, and lithography is the possibility of 
25 wafer bow due to the presence of thermal expansion derived 
strain in the transferred layer. A practical approach to 
minimizing this effect would be to deposit a strain compen- 
sation layer on the back surface of the handle substrate 14 as 
shown in FIG. 14. FIG. 14 is a diagram which schematically 
30 shows an optoelectronic structure 50 grown on a wafer 
bonded virtual substrate 16 comprised of the device film 12, 
the bonded interface 42, the handle substrate 14, and a strain 
compensation layer 18 deposited on the back surface of the 
substrate. 
This concept would be implemented by depositing a thin 
film 18 on the back surface of the handle substrate 14 either 
prior to or after the transfer of the device layer 10 to the 
handle substrate 14. The strain compensation layer 18 must 
have the same sign of A a  relative to the handle substrate as 
40 the device film 12. The zero bow condition is not a zero 
strain condition, but rather a condition in which the strain 
energy of the device film 12 and the strain compensation 
layer 18 are exactly matched providing no driving force for 
substrate deformation. The material and deposition tech- 
45 nique can be chosen to minimize the fabrication cost asso- 
ciated with this processing step. The strain energy associated 
with a thin film 12 is increased with substrate diameter, film 
strain, and film thickness. The strain compensation layer 
material 18, deposition temperature, and thickness can be 
50 chosen to tailor the zero bow process temperature. The 
following are examples of how strain compensation could be 
performed for several materials systems: 
a. GeiSi-The simplest case would be to deposit a film of 
Ge on the back surface of the Si handle substrate. 
b. InPiSi-Rather than deposit InP on the back of the 
handle, a thin film of Ge could be utilized because of 
its ease of deposition. 
c. GaAsiSi-As in the InPiSi case, Ge would make a good 
d. Other Materials-For all of the systems mentioned 
above, a low-cost material that is easily deposited is a 
suitable strain compensation layer, provided that the 
sign of A a  is appropriate. 
Many alterations and modifications may be made by those 
having ordinary skill in the art without departing from the 
spirit and scope of the invention. Therefore, it must be 
35 
55 
6o strain compensation layer. 
65 
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understood that the illustrated embodiment has been set 2. The method of claim 1 wherein chemically polishing 
forth only for the purposes of example and that it should not the upper portion of the Ge film with a damage selective etch 
be taken as limiting the invention as defined by the following comprises etching with the mixture of HF:H202:H20. 
claims. For example, notwithstanding the fact that the ele- 3. The method of claim 1 wherein chemically polishing 
ments of a claim are set forth below in a certain combination, the upper portion ofthe Ge film with a damage selective etch 
it must be expressly understood that the invention includes comprises etching with mixture of HF:HN03:C2H402. 
other combinations of fewer, more or different elements, 4. The method of claim 1 wherein chemically polishing 
which are disclosed in above even when not initially claimed the upper portion with a damage selective etch comprises 
in such combinations. etching with the mixture of H202:H20. 
The words used in this specification to describe the 10 5, A method for forming a virtual substrate, comprising: 
invention and its various embodiments are to be understood (1) ion implanting a device substrate; (2) bonding the device 
not Only in the defined meanings, substrate to a handle substrate; (3) removing a portion of the 
but to include by special definition in this specification device substrate thereby leaving a device film bonded to the 
defined meanings. Thus if an element can be understood in 15 device film, thereby leaving a smoother and less defect 
the context of this specification as including more than one prone surface on the device film that is suitable for subse- 
meaning, then its use in a claim must be understood as being quent fabrication of optoe~ectron~c devices; 
cation and by the word itself. 
claims are, therefore, defined in this specification to include 
not only the combination of elements which are literally set 
forth, but all equivalent structure, material or acts for 
performing substantially the same function in substantially 
the same way to obtain substantially the same result. In this 25 
5 
Of their 
structure, Or acts beyond the scope Of the handle substrate; and (4) removing an upper portion of the 
generic to possible supported by the 'Pecifi- wherein removing an upper portion of the device film 
comprises chemically polishing the upper portion ofthe 
device film with a damage selective etch and 
wherein the device and handle substrates are InP and Si 
respectively and wherein chemically polishing the 
upper portion with a damage selective etch comprises 
etching with a mixture of HCl:H3P04:H202. 
The definitions of the words or elements of the following 20 
Sense it is therefore contemplated that an equivalent substi- 
the elements in the claims below or that a single element 
Although elements may be described above as acting in 30 
certain combinations and even initially claimed as such, it is 
a claimed combination can in Some cases be excised from 
6. A method for forming a virtual substrate, comprising: 
substrate to a handle substrate; (3) removing a Portion ofthe 
substrate; and (4) removing an upper portion Of the 
device film, thereby leaving a smoother and less defect 
quent fabrication of optoelectronic devices; 
tution of two or more elements may be made for any one of (1) ion implanting a device substrate; (2) bonding the device 
may be substituted for two or elements in a claim, device substrate thereby leaving a device film bonded to the 
to be expressly understood that one or elements from prone surface on the device film that is suitable for subse- 
the combination and that the claimed combination may be wherein removing an upper Portion of the device film 
directed to a subcombination or variation of a subcombina- 35 comprises mechanically Polishing the upper Portion of 
tion. the device film; 
Insubstantial changes from the claimed subject matter as wherein the device and handle substrates are Ge and Si 
viewed by a person with ordinary skill in the art, now known respectively; and 
or later devised, are expressly contemplated as being equiva- wherein mechanically polishing the upper portion of the 
lently within the scope of the claims. Therefore, obvious 40 device film comprises polishing using a colloidal silica 
substitutions now or later known to one with ordinary skill slurry in a KOH solution. 
in the art are defined to be within the scope of the defined 7, A method for forming a virtual substrate, comprising: 
elements. (1) ion implanting a device substrate; (2) bonding the device 
The claims are thus to be understood to include what is substrate to a handle substrate; (3) removing a portion of the 
specifically illustrated and described above, what is concep- 45 device substrate thereby leaving a device film bonded to the 
tionally equivalent, what Can be obviously substituted and handle substrate; and (4) removing an upper portion of the 
also what essentially incorporates the essential idea of the device film, thereby leaving a smoother and less defect 
invention. prone surface on the device film that is suitable for subse- 
quent fabrication of optoelectronic devices; 
We claim: 50 
1. A method for forming a vimal substrate, comprising: wherein removing an portion Of the device 
(1) ion implanting a device substrate; (2) bonding the device comprises mechanically polishing the upper portion of 
substrate to a handle substrate; (3) removing a portion of the the device film; 
device substrate thereby leaving a device film bonded to the wherein the device and handle substrates are InP and s i  
handle substrate; and (4) removing an upper portion of the 55 respectively; and 
device film, thereby leaving a smoother and less defect wherein mechanically polishing the upper portion of the 
prone surface on the device film that is suitable for subse- device film comprises polishing using a polishing soh-  
quent fabrication of optoelectronic devices; tion comprising at least one of a colloidal silica slurry 
wherein the device and handle substrates are Ge and Si and a sodium hypochlorite solution. 
respectively; 8. A method for forming a virtual substrate, comprising: 
wherein removing an upper portion of the device film (1) ion implanting a device substrate; (2) bonding the device 
comprises chemically polishing the upper portion of the substrate to a handle substrate; (3) removing a portion of the 
device film with a damage selective etch and device substrate thereby leaving a device film bonded to the 
wherein chemically polishing the upper portion of the Ge handle substrate; and (4) removing an upper portion of the 
film with a damage selective etch comprises etching 65 device film, thereby leaving a smoother and less defect 
with a mixture of HF:H202:H20 or a mixture of prone surface on the device film that is suitable for subse- 
HF:HN03:C2H402 or a mixture of H202:H20. quent fabrication of optoelectronic devices; 
60 
US 7,341,927 B2 
15 16 
wherein the device film comprises a Ge, a Group 11-VI, 18. The method of claim 17, wherein the oxide material 
a Group 111-V or a S i c  semiconductor material or an comprises a metal oxide material and wherein the handle 
oxide and the handle substrate comprises a Si or an substrate comprises the insulating material. 
insulating substrate. 19. A method for forming a virtual substrate, comprising: 
9. The method of claim 8, wherein removing an upper 5 (1) ion implanting an oxide device substrate; (2) bonding the 
portion of the device film comprises chemically polishing device substrate to a handle substrate; (3) removing a 
the upper portion of the device film with a damage selective portion of the device substrate thereby leaving a device film 
etch. bonded to the handle substrate; and (4) removing an upper 
10. The method of claim 8, wherein removing an upper portion of the device film, thereby leaving a smoother and 
portion of the device film comprises mechanically polishing i o  less defect prone surface on the device film that is suitable 
the upper portion of the device film. for subsequent fabrication of optoelectronic devices; 
11. The method of claim 8, further comprising fabricating wherein the device film comprises a metal oxide material 
an optoelectronic device over the device film. and wherein the handle substrate comprises an insulat- 
12. The method of claim 8 further comprising performing ing material. 
homoepitaxy on the device film to leave a smooth defect- 15 20. A method for forming a virtual substrate, comprising: 
free surface. (1) ion implanting a gallium nitride device substrate; (2) 
13. The method of claim 12 wherein the device film is bonding the device substrate to a handle substrate; (3) 
germanium, the handle substrate is silicon, and the homoepi- removing a portion of the device substrate thereby leaving a 
taxy material is germanium. device film bonded to the handle substrate; and (4) removing 
14. The method of claim 8, wherein the device film 20 an upper portion of the device film, thereby leaving a 
comprises a gallium nitride Group 111-V semiconductor smoother and less defect prone surface on the device film 
material. that is suitable for subsequent fabrication of optoelectronic 
15. The method of claim 14, wherein the handle substrate devices; 
comprises a sapphire substrate. 
16. The method of claim 14, wherein the handle substrate 25 
comprises the insulating substrate. 
17. The method of claim 8, wherein the device film 
wherein the device film comprises gallium nitride. 
21. The method of claim 20, wherein the handle substrate 
comprises an insulating material. 
comprises the oxide. * * * * *  
